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Abstract—Modern radio telescopes like the Square Kilometer
Array (SKA) will need to process in real-time exabytes of
radio-astronomical signals to construct a high-resolution map
of the sky. Near-Memory Computing (NMC) could alleviate the
performance bottlenecks due to frequent memory accesses in
a state-of-the-art radio-astronomy imaging algorithm. In this
paper, we show that a sub-module performing a two-dimensional
fast Fourier transform (2D FFT) is memory bound using CPI
breakdown analysis on IBM Power9. Then, we present an NMC
approach on FPGA for 2D FFT that outperforms a CPU by up
to a factor of 120x and performs comparably to a high-end GPU,
while using less bandwidth and memory.
I. INTRODUCTION
The first phase of the Square Kilometre Array (SKA), the
biggest radio-telescope project in the world, has very high-
performance requirements, more precisely current estimates
range in the order of Exaflops and PetaBytes per second
[1]. Especially, high-resolution image processing is crucial to
detect less bright and distant sources. In particular, Image Do-
main Gridding (IDG) [2], the state-of-the-art radio-astronomy
gridding, and degridding algorithm, is a novel method em-
ployed in radio-astronomical imaging. It consists of different
algorithmic steps (Fig. 3), which are differently affected by
image resolution. As shown in Fig. 1, while some kernels,
Gridder and Degridder, perform quite well even increasing
the image size, we observe that the 2D FFTs exponentially
become the application bottleneck since it is memory bound,
and it does not reach peak performance. Fig. 1 shows the
contribution of FFT in the execution time of IDG at different
image sizes.
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Fig. 1: Percentage of the IDG execution time spent on 2D FFT.
The maximum (100%) is the total execution time of IDG. The
Hybrid system consists of running the FFT on the CPU and the
Gridder/Degridder on GPU. This solution has been adopted
because for larger image size (e.g. 32k points per dimension)
the GPU does not have sufficient memory.
While the prior art has focused on accelerating gridding and
degridding functions in the IDG pipeline using GPU [2] and
FPGA [3], we focus on accelerating the FFT function.
By employing hardware performance counters on IBM
Power9, we aim to identify performance bottlenecks in
the high-resolution radio-astronomy gridding and degridding
imaging application. Especially memory bottlenecks could be
critical in this domain like in other big-data applications [4]
due to the inefficient use of on-chip cache hierarchy, memory
wall [5] and the end of Dennard scaling [6]. Near-Memory
Computing (NMC) [7]–[9] tries to overcome these limitations
by moving the processing to where the data is located, as
opposed to the classical compute-centric approach of moving
the data through the entire cache hierarchy. Furthermore, NMC
employs new 3D-stacked memory technologies such as HBM2
in this work, which has high off-chip memory bandwidth.
We evaluate the efficacy of the NMC approach for 2D FFT
acceleration. Our key contributions are:
• We apply a CPI breakdown analysis to the state-of-the-art
radio-astronomy algorithm to detect memory bottlenecks
and, we select the performance monitoring units (PMUs)
on IBM Power9 that help in identifying memory bound-
ness, in this case, represented by 2D FFTs. Furthermore,
we observe in the radio-astronomy imaging context how
these counters vary with the increasing image resolution
and, consequently, the memory boundness.
• We compare three different architectures showing how
an NMC platform on FPGA can alleviate the memory
bottleneck caused by large 2D FFTs outperforming IBM
Power9 and achieving performance comparable to GPU
using less memory and bandwidth.
This paper is structured as follows: Section II presents the
essential concepts on radio-astronomy and hardware perfor-
mance counters. In Section III we explain our methodology.
Then, Section IV shows the application characterization anal-
ysis and the system evaluation. Related works are discussed
in Section V and Section VI concludes the paper.
II. BACKGROUND
This section presents the radio-astronomy imaging (II-A)
and the CPI Breakdown analysis (II-B) background.
A. Radio-Astronomy Imaging
One of the main challenges in radio-astronomy is to trans-
late the incoming signals from the sky to a sky image (Fig.
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2). This process consists of the following steps: ¶ digitization
of the incoming electromagnetic waves from radio sources in
the universe; · correlation of the digitized signals produced
by pairs of distinct stations, which produces the measurement
data (visibilities); ¸ the calibration step estimates and
corrects instrument parameters and environmental effects; the
partially corrected visibilities are converted into a sky image
by an imaging step ¹.
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Fig. 2: Radio astronomy image acquisition [2].
This paper focuses on step ¹, in particular on the current
state-of-the-art gridding and degridding algorithm (Fig. 3)
called Image Domain Gridding (IDG) [2]. The imaging step
starts with an empty sky model and it consists of an iterative
3-steps process: ¬ the imaging step is performed on the
measured visibilities producing the residual image; ­
a variant of the CLEAN is employed to extract one or
more bright sources, which masks the more interesting weak
sources, and is added to the sky model; ® the visibilities
of the extracted sources are predicted and then subtracted
to the input to reveal fainter sources.
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Fig. 3: Complete Radio Astronomy Imaging Step [2]. Image
Domain Gridding is a highly efficient implementation of the
gridding and degridding steps (image and predict), while it
leaves the CLEAN execution to other imaging application such
as WSCLEAN [10].
Furthermore, we show in Fig. 3 that all these kernels
consist of sub-kernels, of which the light-blue ones (Gridder,
Degridder, FFT) are the ones executing most of the time (over
95% on average for the considered image resolutions), thus
focusing our work on them.
B. CPI Breakdown Analysis
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Fig. 4: Power9 CPI Breakdown tree [11].
While Intel architectures can be studied employing ap-
proaches/tools such as Top-Down [12] or Intel VTune [13],
IBM Power architecture lacks in this space. In this work, we
focus on the IBM Power9, which can be analyzed using the
same methodology presented in [11] for IBM Power8.
TABLE I: IBM Power9’s Performance Monitoring Units
(PMUs) description.
PMU Description
PM RUN CYC Run cycles
PM CMPLU STALL Nothing completed and ICT is not empty
PM CMPLU STALL THRD Completion stalled because the thread was blocked
PM 1PLUS PPC CMPL One or more PPC instructions finished
PM NTC ISSUE HOLD NTC instruction is held in the issue
PM ICT NOSLOT CYC Number of cycles the ICT has no itags assigned to
this thread
PM CMPLU STALL LSU Completion stalled by an LSU instruction
PM CMPLU STALL EXEC UNIT Completion stall due to execution units
(FXU/VSU/CRU)
PMUs are programmable components contained inside each
microprocessor core on the chip. They are used to collect
and filter information gathered from various aspects of the
chip and they can attribute the events to the threads within
the core. Power9 supports around 1000 PMU1 events that
can be monitored. The CPI Breakdown consists of creating a
breakdown of the total run cycles in different categories, e.g.
stalls in load/store units, to understand where the application is
spending most of the time, thus being able to detect application
bottlenecks. A simplified representation, containing the most
interesting PMUs for memory bottlenecks (see Section III), of
the CPI breakdown is reported in Fig. 4 and relative meaning
in Tab. I.
TABLE II: System parameters and configuration.
IBM Power9 AC922 @3.8GHz, 22 cores (4-way SMT), 2 sockets, 32KB L1
cache per core, 256KB L2 cache per core, 120MB L3
cache per chip, 512GB DDR4 2666MHz
NVIDIA V100-SXM2-32G @1.53GHz, 640 Tensor Cores, 5120 NVIDIA CUDA
Cores, NVlink interconnect 300GB/s 32GB HBM2 at
900GB/s
AlphaData 9V3 788 FFs, 394k LUTs, 2280 DSPs, 25.3Mb BRAM,
90.0Mb URAM, 8GB DDR4 2400MHz
AlphaData 9H7 2607 k FFs, 1304 k LUTs, 9024 DSPs, 70.9Mb BRAM,
270Mb URAM, 8GB HBM2 at 460GB/s
III. METHODOLOGY
In this section we show the system (III-A) and the
tools/software (III-B) we use for our work.
1https://wiki.raptorcs.com/w/images/6/6b/POWER9 PMU UG v12
28NOV2018 pub.pdf
A. System in use
In Fig. 5, we present the system employed for this work. We
employed an IBM Power9 AC992 with 22-cores SMT4, more
details are in Tab. II. We include as a competitor to NMC an
NVIDIA V100, one of the latest GPU with 32GB of HBM2
memory at 900GB/s, which uses similar technology to the
NMC platform. As NMC systems we use a custom hardware
design called Access Processor (AP) [14], which can be
mapped on different FPGAs (DDR4 and HBM2).
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Fig. 5: System employed [14].
Differently from a classical general-purpose computer,
where the access bandwidth and latency depend on a complex
mixture of workload characteristics and the memory hierarchy,
the Access Processor (AP) design comprises the so-
called memory controller, which has the feature of enabling
more control over the memory system and programming all the
concurrently running data streams from/to the attached NMC
accelerators (see Fig 5). The key features of the AP are: 1) the
B-FSM, a programmable state machine technology, applied
successfully to a wide range of co-processor devices [15];
2) programmable address mapping scheme that can highly
optimize the bandwidth utilization reducing bank conflicts
and managing the data organization. 2D FFT acceleration on
AP is performed as a combination of multiple 1D FFTs and
transpose (see Fig. 6). It consists of performing a 1D FFT
over all the rows of the image and an on-the-fly partial matrix
transpose. Then, a 1D FFT is performed on the transposed
columns of the images and they are transposed again on-the-
fly. In this work we employed performance estimation, which
is conservative, for the AP based on experiments, e.g running
1D FFTs and matrix transpose.
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Fig. 6: 2D FFT decomposition in 1D FFTs and matrix
transpositions.
B. Tools and Software
As a small experiment, testing our tools and analysis
methodology, we show in Fig. 7 the CPI breakdown analysis
(y-axis shows the PMU percentage over the total run cycles)
applied to three simple benchmarks: mac, which is a compute-
bound kernel written using IBM Power9 intrinsics that perform
fused multiplication and accumulate over the same array of
data; sgemm, which is a single-precision general matrix to
matrix multiplication; stream-add, a common memory-bound
benchmark used to compute the peak bandwidth of a system.
We make the following two observations. First, the PMUs not
included in the bar chart are nearly 0%, thus explaining the
relevance of the selected counters. Second, we can distinguish
clearly a separation between a kernel completely memory
bound (stream-add), which spends most of the time stalling on
LSU (load-store units), and another one compute-bound (mac),
which spends most of the time stalling on the computing units.
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Fig. 7: CPI Breakdown applied to test cases.
FFT was run on CPU using FFTW3 version 3.3.8 and
on GPU using cuFFT of the CUDA library version 10.1.
Furthermore, we improved the Degridder and Gridder algo-
rithms on Power9 porting the Intel-based code employing IBM
Power9 intrinsics. In particular, the main optimization was to
use a sine/cosine lookup table, which was implemented with
AltiVec intrinsics2. Especially this section of the algorithm
is challenging on other CPU platforms as well; for instance
on Intel high performance is obtained employing MKL (math
kernel library), which is not available on PowerPC. We use
IDG3 version 5736086c employing the parameters in Table
III.
TABLE III: Image Domain Gridding parameters.
Parameters Values
Stations 120
Channels 16-32
Timesteps 8192
Grid Size 4096-8192-16384
Sub-grid Size 32
Cycles 1
Grid Padding 1.0
In order to characterize the application we employed perf
[16] for extracting the PMUs values.
IV. RESULTS
We discuss the application characterization results in IV-A
and the evaluation of three platforms for the 2D FFT kernel
in IV-B.
A. Application Characterization
We present the CPI breakdown analysis applied to Image
Domain Gridding on IBM Power9 in Fig. 8. More precisely,
we show the trend of the most interesting performance coun-
ters (y-axis shows the PMU percentage over the total run
2https://openpowerfoundation.org/?resource lib=power-isa-version-3-0
3https://gitlab.com/astron-idg/idg
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Fig. 8: Power9 CPI Breakdown analysis of Image Domain Gridding.
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(a) Image Domain Gridding on IBM Power9.
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(b) Image Domain Gridding on NVIDIA V100.
0.01 0.1 1 10 100 1,000
0.001
0.01
0.1
1
10
AD9V3
OP/Byte
T
FL
O
P/
s
FFT 4k 8k 16k 32k
(c) 2D FFT on Access Processor with DDR4.
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(d) 2D FFT on Access Processor with HBM2.
Fig. 9: Roofline Analysis of Image Domain Gridding.
cycles) on increasing the visibilities grid size. The FFT spends
more time on stalling on the load-store units compared to
Gridder and Degridder, which means it is more memory
bounded. Moreover, FFT spends less time on stalling on the
execution units. Furthermore, the FFT becomes increasingly
memory bound with larger grid sizes (see 16k vs 8k in Fig. 8)
reflecting in a larger time spent on executing it (see Fig. 1).
We further analyze the application on IBM Power9 em-
ploying the well-known technique of the roofline model [17].
Power9’s bandwidth is 340GB/s for 2 sockets and the peak
performance is estimated employing the following formula:
TF lops =
freq [GHz] ∗#op. per core ∗#cores ∗#sockets
1000
Each core of the IBM Power9 can perform 16 parallel single
precision operation. Using the other information from Tab. II
we get 2.675TFlops.
Fig. 9a shows the roofline model for the kernels in Image
Domain Gridding. In particular, we notice that FFT is memory
bounded as it is underneath the peak bandwidth ceiling while
Gridder and Degridder are compute-bound since they are un-
derneath the peak performance ceiling. Furthermore, the FFT
with a grid-size of 16k shows lower performance compared
to the FFT performed with smaller grid-sizes. This behavior
is due to the larger amount of time spent on stalling in the
LSUs. Furthermore, the performance on Power9 remains low
compared to the other architecture.
We also include the roofline model of Image Domain
Gridding on NVIDIA V100 (see Fig. 9b). Peak performance is
reported on the card datasheet (900GB/s and 15.7TFlops).
On NVIDIA V100 IDG achieves higher performance com-
pared to Power9 for similar kernel characteristics. Further-
more, we build the roofline model for the 2D FFT on Access
Processor employing the methodology proposed by Intel4.
More precisely, using this methodology, which estimates the
peak performance computing the maximum number of adders
that can fit on the FPGA consuming all the DSPs and the
logic cells, we compute the peak performance for the two
FPGA boards respectively of 1.080TFlops and 3.675TFlops.
The maximum memory bandwidth is 37.5GB/s for 2 DDR4
bank at 2400MHz and 460GB/s for the HBM2. We show
that using the FPGA with DDR4 the FFT reaches higher
performance compared to Power9 and it is memory bound (see
Fig. 9c). Contrariwise, the higher bandwidth on the FPGA with
HBM2 further increases the performance and makes the kernel
compute-bound (see Fig. 9d). Moreover, the FPGA has similar
performance compared to GPU having lower peak bandwidth
and peak performance. The more efficient use of the memory
is shown in Fig. 9a, where the arithmetic intensity achieved
by the FPGA is higher.
B. Offloading on NMC Systems
The AP provides fine-grained control to schedule the ac-
cesses to the DDR4 and HBM2 memory (see Fig. 10), the
transfer of the data to and from the FPGAs internal SRAM
(Block RAM and/or UltraRAM), and the processing of the
data [14]. Because the various 1D FFTs (see Fig. 10) are
calculated in parallel using multiple accelerators (the 1D FFTs
design used is taken from [18]), the AP can schedule the
transfer of the input data for each 1D FFT computation
from a DDR4 DIMM or HBM2 memory channel to a given
accelerator during the time that additional 1D FFTs are being
computed on the other accelerators. The same applies to the
transfer of the 1D FFT results from an accelerator back to the
DDR4 or HBM2 memory. As a result, the access, transfer,
and processing of the input data and results for the 1D FFT
calculations on the rows of the matrix can be overlapped
in an almost seamless fashion, which enables to obtain very
high performance by achieving near-optimal utilization of the
available DDR4 or HBM2 memory bandwidth [19]. In this
case, the 2D FFT performance will be determined almost
entirely by the available memory bandwidth, on the condition
that there are enough accelerators available to fully overlap the
memory access and transfer times. Experiments with FPGA
cards that include DDR45 and HBM26 memory have been
used to validate this statement.
By temporarily storing the 1D FFT results for k consecutive
rows in internal memory (e.g., Block RAM), with k being
equal to the number of samples fitting within the access width
of the DDR4 DIMM or HBM2 memory channel (e.g., k=4
64-bit samples would fit in a 256-bit wide access vector to
the HBM2 memory), the transpose can be performed on the
fly when writing the k row 1D FFT results back to the DDR4
or HBM2 memory (Fig. 10 shows this procedure). The same
4https://www.intel.com/content/dam/www/programmable/us/en/pdfs/
literature/wp/wp-01222-understanding-peak-floating-point-performance-
claims.pdf
5https://www.alpha-data.com/dcp/products.php?product=adm-pcie-9v3
6https://www.alpha-data.com/dcp/products.php?product=adm-pcie-9h7
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Fig. 10: Access Processor’s data layout and processing
for 1D FFTs over the rows showing the memory bank paral-
lelism. This step is performed twice in order to obtain a 2D
FFT.
TABLE IV: Estimated execution time of Access Processor for
a single 2D FFT.
Size 1 DDR4 DIMM 2 DDR4 DIMM 1 HBM2 channel 32 HBM2 channels
15GB/s 30GB/s 10GB/s 320GB/s
4 k 0.033 s 0.017 s 0.05 s 0.0016 s
8 k 0.13 s 0.067 s 0.20 s 0.0063 s
16 k 0.53 s 0.27 s 0.80 s 0.025 s
32 k 2.1 s 1.1 s 3.2 s 0.10 s
operation as described above is then repeated for the columns
to obtain the overall 2D FFT results over the matrix. The
effective memory access bandwidth is measured to be equal
to 15GB/s for a single DDR4 DIMM and 10GB/s for a
single HBM gen2 channel (which are conservative values also
including the estimated impact of refresh operations, FPGA
speed limitations, etc.), then the following execution times can
be derived for the computation of the following four different
2D FFTs using DDR4 and HBM2 memory:
As shown in Fig. 1 2D FFT is the main bottleneck in IDG
when enlarging the image size. We evaluate the benefits of
applying NMC to FFT and comparing it to a Von-Neumann
architecture. More precisely, we offload the 2D FFTs and their
inverses to the AP design and to the NVIDIA V100.
We show how a NMC approach can be faster than a
common CPU (see Fig. 11) outperforming it up to 120x. The
proposed design can reach similar performance compared to
a high-end GPU using less memory and having a maximum
bandwidth lower than half. Furthermore, the FPGA has a
lower thermal design power (TDP) compared to CPU and
GPU, as reported in the data-sheets1,2, which is 25W for the
DDR4 board and 150W for the HBM2 board. Indeed, the
IBM Power9 in use consumes around 480W when performing
the FFT and the NVIDIA V100 around 170W. We extract
the power consumption with AMESTER7 tool on the Power9
system including the NVIDIA V100. Thus, making FPGAs as
good candidates for accelerating radio-astronomy applications.
V. RELATED WORK
In this section we provide the related work on workload
characterization (V-A) and on the acceleration of 2D FFT
kernels (V-B).
A. Application Characterization
A large amount of research has been focused on how to
characterize workloads to detect bottlenecks. Yasin et al. [12]
7https://github.com/open-power/amester
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Fig. 11: NMC-based platform and NVIDIA V100 execution
time speedup compared to IBM Power9.
presented a similar approach to the one used in this work, but
on Intel systems being the foundations of the well-known Intel
VTune [13]. It consists of a top-down approach to identify
architectural bottleneck using selected PMUs. Awan et al. use
that approach to spot architectural bottlenecks in big data
applications [20], [21]. Differently, other approaches have been
studied to characterize the application to be independent of
the hardware. Corda et al. [22], [23] analyzed application
at LLVM-IR level to extract intrinsic application features
focusing on NMC. However, PMUs are faster to be used and
more accurate. As side-effects PMUs are strictly dependent on
the HW employed.
B. Large 2D FFT acceleration
Fast Fourier Transform is one of the most widely studied
algorithms in the past. Especially, large 2D FFT that is
expensive on CPU, because of the enormous amount of data
that must be moved from main memory through the cache
hierarchy and vice-versa, have been improved. Dang et al. [24]
proposed an FFT implementation on GPU clusters applied to
large electromagnetic problems. Yu et al. [25] and Akin et al.
[26] developed two tiling algorithms to improve performance
on the 2D FFTs on different platforms. Differently from the
previous work, we employed a new computational paradigm
called near-memory computing and we focused on larger 2D
FFT sizes applied to radio-astronomy imaging.
VI. CONCLUSION
We analyzed the state-of-the-art gridding and degridding
imaging algorithm for radio-astronomy, as used in SKA,
the largest radio telescope on Earth. We employed the CPI
breakdown analysis and the roofline model on IBM Power9
identifying the memory bottlenecks. Then, we showed how
these bottlenecks can be alleviated by applying an NMC
approach to FPGA and comparing it to CPU and GPU. Thus
showing how an NMC approach can highly outperform a CPU
and can achieve similar performance compared to a high-end
GPU, which has higher memory bandwidth and memory size.
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